

IN THE CLAIMS

Please amend the claims to read as follows:

Listing of Claims

Claims 1-14 (Cancelled).

15. (New) A heterojunction field effect transistor comprising:
- an epitaxial substrate comprising a plurality of semiconductor layers including an undoped buffer layer formed over a semiconductor layer, an active layer formed over said buffer layer, and at least one N-type carrier supply layer, doped with an impurity for supplying an electron to said active layer, formed over the upper side or both over the upper side and under the lower side of said active layer;
 - a gate electrode formed on said epitaxial substrate and extending from the surface of said epitaxial substrate to said buffer layer; and
 - N-type source and drain areas formed in predetermined areas of said epitaxial substrate, each of said source and drain areas formed to one side of said gate electrode, wherein:

said upper-side N-type carrier supply layer, between said source area and said drain area, is doped with Selenium (Se) or Tellurium (Te), or

at least one of said upper- and lower-side N-type carrier supply layers, between said source area and said drain area, is doped with Selenium (Se) or Tellurium (Te).

16. (New) The heterojunction field effect transistor according to claim 15, wherein:

said active layer is an InGaAs layer, and

said upper-side N-type carrier supply layer is formed of AlGaAs or at least one of said upper- and lower-side N-type carrier supply layers is formed of AlGaAs.

17. (New) The heterojunction field effect transistor according to claim 15, wherein:

said active layer is an InGaAs layer, and

said upper-side N-type carrier supply layer is formed of InAlAs or at least one of said upper- and lower-side N-type carrier supply layers is formed of InAlAs.

18. (New) The heterojunction field effect transistor according to claim 15, wherein:

said active layer is a GaAs layer, and

said upper-side N-type carrier supply layer is formed of AlGaAs or at least one of said upper- and lower-side N-type carrier supply layers is formed of AlGaAs.

19. (New) A heterojunction field effect transistor comprising:

an epitaxial substrate formed of a plurality of semiconductor layers including an undoped buffer layer formed over a semiconductor layer and an N-type active layer, doped with an impurity, formed over said buffer layer;

a gate electrode formed on said epitaxial substrate and extending from the surface of said epitaxial substrate to said buffer layer; and

N-type source and drain areas formed in predetermined areas of said epitaxial substrate, each of said source and drain areas formed to one side of said gate electrode, wherein:

said N-type active layer is doped with Selenium (Se) or Tellurium (Te).

20. (New) The heterojunction field effect transistor according to claim 19, wherein said N-type active layer is an InGaAs layer, a GaAs layer, or an InP layer.

21. (New) A method of manufacturing a heterojunction field effect transistor, the method comprising:

epitaxially forming a composite substrate, having a plurality of semiconductor layers on a semi-insulative substrate, the semiconductor layers including a semiconductor layer that serves as an active layer and at least one other semiconductor layer, formed over the upper side or both over the upper side and under the lower side of said active layer, that serves as an N-type carrier supply layer for supplying an electron to said active layer;

forming a gate electrode on said composite substrate; and forming N-type source and drain areas, by carrying out:

ion injection for forming N-type semiconductors in predetermined areas of said composite substrate, each of said source and drain areas formed to one side of said gate electrode, and

an annealing process for activating the ion injected areas, wherein:

said upper-side N-type carrier supply layer, between said source area and said drain area, is doped with Selenium (Se) or Tellurium (Te), or

at least one of said upper- and lower-side N-type carrier supply layers, between said source area and said drain area, is doped with Selenium (Se) or Tellurium (Te).

22. (New) The manufacturing method of claim 21, wherein:
said active layer is formed of InGaAs, and
said upper-side N-type carrier supply layer is formed of AlGaAs or at least one of said upper- and lower-side N-type carrier supply layers is formed of AlGaAs.

23. (New) The manufacturing method of claim 21, wherein:
said active layer is formed of InGaAs, and
said upper-side N-type carrier supply layer is formed of InAlAs or at least one of said upper- and lower-side N-type carrier supply layers is formed of InAlAs.

24. (New) The manufacturing method of claim 21, wherein:
said active layer is formed of GaAs, and
said upper-side N-type carrier supply layer is formed of AlGaAs or at least one of said upper- and lower-side N-type carrier supply layers is formed of AlGaAs.

25. (New) A method of manufacturing a heterojunction field effect transistor, the method comprising:

epitaxially forming a composite substrate, having a plurality of semiconductor layers on a semi-insulative substrate, said plurality of semiconductor layers including a semiconductor layer that serves as an N-type active layer;

forming a gate electrode on said composite substrate; and forming N-type source and drain areas, by carrying out:

ion injection for forming N-type semiconductors in predetermined areas of said composite substrate, each of said source and drain areas formed to one side of said gate electrode, and

an annealing process for activating the ion injected areas, wherein:

when forming said composite substrate, said semiconductor layer serving as said N-type active layer is doped with Selenium (Se) or Tellurium (Te).

26. (New) The method of claim 25, wherein said N-type active layer is an InGaAs layer, a GaAs layer, or an InP layer.

27. (New) The method of claim 21, wherein the annealing process for activating the ion injected areas is carried out in a manner of lamp annealing.

28. (New) The method claim 25, wherein the annealing process for activating the ion injected areas is carried out in a manner of lamp annealing.